

Types of processors

A processor is a digital device that can perform a computation involving multiple steps.
Categories based on logic:

- **Fixed logic:** Function fixed in hardware, performs a single task
- **Selectable logic:** Choose one of several fixed functions.
- **Parametrizable logic:** Accepts a set of parameters that control the computation of fixed functions.
- **Programmable logic:** list of instructions provided at runtime (you can code them)

Categories based on Complexity:

- **Co-processors:** Dedicated function. Usually performs a single task at high speed. Used in -> Floating point accelerator. Fixed/Selectable logic.
- **Microcontrollers:** Direct hardware control. Used in -> Elevator doors. Programmable logic.
- **Embedded System Processors:** real-time OS, dedicated hardware, usually more powerful than microcontrollers. Used in -> smart phone Programmable logic.
- **General-purpose Processors:** compatible for multiple systems. Used in -> CPU in a PC. Programmable logic.

Parts of a processor


- **Controller:** Responsible for program execution. Steps through the program and coordinates the actions of all other units.
- **Arithmetic logic unit:** Performs all computational tasks. Performs one operation at a time according to controller.
- **Local storage (registers):** Hold data values such as operands for arithmetic operations and the result.
- **Internal connections:** Transfers data values between units, like from local storage to the ALU. AKA data paths/Bus/Control lines
- **External interface:** Handles all communication between the processor and the rest of the computer system.

Fetch execute cycle

There is a **instruction pointer** which moves through the program performing every step. The cycle never ends while the system is running.

1. Fetch the next instruction
2. Decode the instruction and fetch operands from registers
3. Perform the arithmetic operation specified by the **opcode**
4. Perform memory read or write, if needed
5. Store the result back to the registers
6. go to next instruction, Repeat forever.

Program Translation



CISC vs RISC

- Each instruction performs a complex operation
- Instructions may take multiple clock cycles
- Fewer instruction calls

RISC

- Each instruction performs a simple operation
- Instructions all take the same number of clock cycles
- Many instruction calls needed
- Allows for pipelining, as each part of the instruction takes the same amount of time

Pipelines

Allow for more than one instruction to be “processed” at the same time. Generally 5 stages:

1. Fetch next instruction
2. decode & fetch operands
3. perform arithmetic operation
4. read or write memory
5. store result

Pipeline Stalls

Also known as hazards. 3 main types:

- **Data Hazards:** Waiting for data from an earlier instruction. Can be dealt with using data forwarding (allowing data to be used before it exits the pipeline), re-arranging instruction order.
- **Control Hazards:** Incorrect instruction is in the pipeline. Occurs during jump instructions/branching. Jumps are not executed until the fifth stage, so instructions directly after are fetched inside the pipeline. Can be dealt with using conditional branch prediction, flushing pipeline if prediction is wrong.
- **Structural Hazards:** Resource conflict (usually from external source) (eg sombody else is accessing the same register bank). Can be dealt with by loading data in parallel, eg using multiple banks.




Figure 5.5 Illustration of a pipeline stall. Instruction K+1 cannot proceed until an operand from instruction K becomes available.


Branching

Moving the instruction pointer to a different location in program. Can be either absolute branch, or relative branch. Branch prediction can be used to try to run code from a branch before the processor has the data needed to evaluate it, speeding up runtime.

Instruction Sets

Generally has the following parts: Operation number, registers, offset.

- **Opcode (operation code):** Specifies the operation to be performed.
- **Registers:** Specifies the operands and the destination.
- **Offset:** Think of it like array indexes. Can be a signed integer to move backwards.



Design choices

Encoding length

Variable-length encoding can improve instruction density, but **fixed-length** instructions are simpler to implement in hardware, and are thus more performant. Unused bits are ignored by the instruction.
Offsets are used to encode immediate values (generally used for jumping).


Number of Operands

Zero operands: Stack architecture, using push and pop. All operands are implicit. **One operand:** Implicit destination (usually a special accumulator register) **Two operands:** Specified destination, but unary operations (eg add rA, rB #rA+rB) **Three operands:** Specified destination, binary operations TL;DR, more operands = more flexible instructions, but more space taken up by operands

Implicit vs Explicit Encoding

Implicit Encoding: Operand types are always the same for a given opcode. Different opcodes are used for different types. **Explicit Encoding:** Operand field specifies what type of operands are being provided.

Operand Addressing Modes



Register Banks

- Allows parallel access within same clock cycle -> efficiency
- Some operations require operands from banks
- Register bank conflicts

Register Conflicts

Accessing 2 registers from the same bank simultaneously causes a register conflict. Best case, it causes a stall in the pipeline. Worst case, it causes the system to crash.

Solution

- reassign
- moving registers
- insert an instruction to copy values to the opposite register.

Physical Implementation




Figure 6.9 Illustration of data paths including data memory.

| Instruction | M1 | M2 | M3 |
|------------------|----|----|----|
| add rX,rA,rB | 0 | 1 | 0 |
| load rX,off(rA) | 0 | 0 | 1 |
| store rB,off(rA) | 0 | 0 | X |
| jump off(rA) | 1 | 0 | 0 |

Orthogonality

Each instruction should perform a *unique task*, without duplicating or overlapping the functionality of other instructions. Advantages: Orthogonal instructions can be understood more easily, and programmers don't need to pick between functions that perform the same task.

Registers

- **General Registers:** Fixed size (usually 32 or 64 bits), 2 basic ops, fetch and store. Numbered from 0 to N – 1.
- **Floating Point Registers:** Separate set of registers holding floats, but numbering overlaps. Floating point registers are automatically used if instruction requires FP.
- **Special Registers:**
 - **Program Counter (pc)** - Stores the address of the next instruction to fetch.
 - **Comparer (cmp)** - Stores the result of the last comparison operation. (1 for true, 0 for false).
 - **Accumulator (acc)** - For zero and one-operand architectures to store the result of the last command.

Subroutines and Register Windows

When calling a subroutine, registers in use will partially shift down, making some of them unaccessible, some new registers available, and keeping some between both calls. This allows for values to be passed to and from the subroutine, while keeping some values separated.




Figure 3.9 The decimal value assigned to each combination of four bits when using unsigned, sign-magnitude, one's complement, and two's complement interpretations.